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Abstract 
Per-test diagnosis based on the X-fault model is an effective 
approach for a circuit with physical defects of non-
deterministic logic behavior. However, the extensive use of 
1•ias and the unpredictable order relation among threshold 
voltages at fanout branches, both being typical phenomena 
in a deep-submicron circuit, have not been ful~v addressed 
by com·e111ional per-test X-fault diagnosis. To solve these 
problems, this paper proposes an impro,·ed per-test X-fault 
diagnosis method, featuring (I) an extended X:fa11lt model 
to handle vias and (2) occurrence probabilities of lvgic 
behavior for a physical defect to handle the 1111prediuahle 
relation among threshold l'Oltages. Experi111e111al results 
show the effectiveness of the proposed method. 
1. INTRODUCTION 
Fault diagnosis is the most widely used approach to help 
localize physical defects in a failing LSI circuit [ l]. ln fault 
diagnosis, a fault model in an abstract circuit model (usually 
a gate-level netlist) is used to represent the logical behavior 
of physical defects in an actual LSI circuit. A fauJt is 
considered responsible if the simulated response of the fault 
in the circuit model matches the observed response of the 
failing circuit under certain criteria used in afa11/t diagnosis 
procedure [2]. The locations of physical defects are then 
identified with the help of the information on such 
responsible faults. Clearly, a good fault model and a good 
diagnosis procedure are needed in order to obtain an 
acceptable resolution in fault diagnosis. 
A good fault model for fault diagnosis needs to closely 
resemble underlying physical defects from two attributes: 
location and logical behavior. ln a gate-level circuit model, 
the first attribute means one or more nets or pins, and the 
second attribute means one or more logic values. Fault 
modeling defines these attributes in a general manner. On 
the other hand, physical defects can be characterized from 
three aspects: complexity (simple or complex). temporalif)' 
(static or dynamic), and cardinality (single or multiple), as 
described bellow: 
A. Defect Complexity Issue 
The defect complexity issue has been addressed by using a 
set of simple fault models or by using a realistic fault model. 
For example, [3] uses four fault models to cover various 
defects. On the other hand, various realistic fault models, 
such as stuck-open [3], bridging [4, 5), transistor leakage [6], 
and Byzantine (7, 8], better renect actual defect mechanisms. 
Recently, a new realistic fault model. called the X-fault 
model [9, 10]. has been proposed for modeling complex 
defects, especially those with unpredictable and non-
deterministic logic behavior. The X-fault model represents 
all possible faulty logic behavior of a physicaJ defect or 
defects in a gate and/or on its fanout branches by using 
different X symbols assigned onto the fanout branches. This 
makes the X-fault model highly accurate since no defect 
infonnation is lost in fault modeling. Tn addition. partial 
svmbolic fault simulation. instead of full symbolic fault 
s~nularion (8]. is used in X-fault simulation in order to 
achieve high time efficiency. Since an ever-increasing 
portion of physical defects in deep-submieron LSI circuits 
manifest themselves by unpredictable and non-deterministic 
logic behavior [ 11 ). using the %-fault model in fault 
dfagnosis is becoming more and more advantageous. 
8 . Defect Cardinality and Temporality Issues 
Per-rest fault diagnosis is gaining popularity as an effective 
approach to handle the cardinality and temporality issues of 
complex defects [12). The basic idea is to process failing 
vectors separately, one at a time, in fault diagnosis, based on 
the observation that onJy one of the multiple defects in an 
LSI circuit may be activated by one failing vector in some 
cases. This allows a single fault model to be assumed for the 
activated defect and a relatively easy fault diagnosis 
procedure based on single fault simulation to be used for 
multiple and/or dynamic defects. 
Several per-test fault diagnosis methods have already been 
proposed [3, 9, 12-14]. The single stuck-at fault model is 
used in [12-14); while a combination of stuck-at. stuck-open. 
net, and bridging faults is used in (3). These methods 
attempt to find a minimal set of faults that explains as many 
failing vectors as possible. Such a fault set is called a 
multiplet in [ 12]. In addition, [3] calculates a score for a 
fault depending on the number of failing vectors explained 
by the faulr, and [ 12] further extracts diagnostic information 
from multiplets, while [14) scores each multiplet based on 
probability functions. 
Recently, a per-test fault diagnosis method based on the r-
fault model has been proposed [9]. On top of the acl.'.urac:: 
achieved by X-fault modeling, this fault diagnosis procl.'.durc 
employs a flexible matching criterion that takes m,w.:h111~ 
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details into consideration. The detailed diagnostic 
information extracted from the relation between an observed 
response and a simulated response is expressed as a 
diagnosis value for eachX-fault and each failing test vect.or. 
and all diagnosis values fonn a diagnosis table, from which 
multiplets are obtained and ordered. It has been shown that 
such per-test X-fault diagnosis can achieve high diagnostic 
resolution for complex. multiple, and/or dynamic defects. 
However, the per-test X-fault diagnosis method of [9] faces 
two serious problems described bellow: 
Problem 1: The existence of Pias is not considered in 







Fig. 1 Vias, Fanout Branches, and X-Fault 
In the X-fau lt model proposed in [9], the existence of vias is 
ignored. This is illustrated in Fig. I, where the gate G is 
considered t0 have 6 fanout branches, L 1 - L6. That is, 6 X 
symbols, Xi - X6, need to be assigned to Li - L6, 
respectively. In reality. however, 3 vias, VJ - V3, may exist 
as shown in Fig. I. Since X-fault diagnosis cannot identify 
defective fanout branches, treating many Lines as fanout 
branches from the same gate may reduce diagnostic 
resolution. 
Problem 2: Difference in occurrence probabilities of 
possible logic behavior of a physical defect is ignored 
Again, in the conventional .\'-fau lt diagnosis procedure of 
[9], all possible logic combinations at the fanout branches of 
a gate arc considered to be equally li.kely. In reality, 
however, this is usually not true. This is illustrated in Fig. 2, 
where the gate G has a defective ,,oltagc I '111. which may be 
intermediate. Tn Fig. 2 (a). the gate G has two fanout 
branches, LI and l2, corresponding to threshold voltages 
V1t, l and V,1,2, respectively. In Case-I ( J',111 < Vth?.), <00>, 
< IO>, and <l l> may occur at LI and L2. Howe\'er. in Case-
2 (Vihl > Vtt,2), <00>, <01>, and <I l > may occur at Li and 
L2. Since in a <leep-submicron LST circuit. especially with 
low-voltage design, the order relation between rr,1,1 and Vih2 
may be Lmpredictable due to process variation. That is. both 
Case-1 and Case-2 may show up. Under this condition. it is 
clear that the occurreuce probabilities of <00>. < IO>, <O 1>. 
and < 11 > are 2/6, 1/6, 1/6, and 2/6, respectively. which are 
clearly not equal. Therefore, treating the occu1Tence 
probabilities of all logic combinations at tl1e fanout branches 
of a gate as equal in an X-fault diagnosis procedure may 
either reduce diagnostic resolution or produce misleading 
diagnostic results. 
Therefore, there is a need to solve Problem 1 and Problem 2 
in order to improve diagnostic resolution and diagnosis 
efficiency, and this is the focus of this paper. 
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Fig. 2 Defective Voltage and Possible Logic Combinations 
2. Previous Per-Test X-Fault Diagnosis Method 
2.1 X-Fault Model 
The conventional X-fault model [9] is defined as follows: 
Definition 1: A fanout gate has one X-fault. corresponding 
to any physical defect or defects in the gate or on its n 
fanout branches. The X-fault assumes n different X symbols 
on the n fanout branches to represent all possible faulty logic 
values in fault simulation. 
Fig. 3 shows the X-fault for an AND gate with two fanout 
branches, where XI and X2 denote two arbitrary faulty logic 
values. Clearly, <XI, X2> represents any possible faulty 
logic combination that may appear on the fanout branches. 
Note that the conventional X-fauli model treats all fanout 
branches as directly connected signal lines, without 
considering that vias may exist at fanout branches. 
Fig. 3 Conventional X-Fault Model 
2.2 X-Fault Simulation 
Given an X-fault / and an input vector v, X-fault simulation 
is to obtain the simulated response off under v, denoted by 
SimRes(f. v) = {RI. R2, ... , Rk}, where R1 , R2, ... , Rk (k ~ l) 
arc logic combinations at primary outputs, corresponding to 
k possible faulty logic combinations. CJ , C2, ... , Ck, at the 
site of(, respectively. Generally, X-fault simulation uses a 
partial-symbolic procedure, consisting of three steps: (l) X-
i11jectio11 for assigning different X symbols to the fanout 
branches of a gate, (2) X-propagation for propagating X 
symbols to primary outputs, and (3) X-resolution for 
resolving all X symbols at primary outputs to obtain a final 
simulation result (9). An example is shown in Fig. 4. 
In Fig. 4 (a), X-injection assigns 3 initial X symbols, X1(b1), 
X2(b2), and X3(b3), to the fanout branches, bl. b2, and b3 of 
the gate GI, respectively. In Fig. 4 (b), X-propagation is 
conducted by keeping inversion function but ignoring all 
other logic functions. Fo~xample, the output of the gate G4 
is the AND function of XI (bl) and X2(b2). This functional 
information is ignored and the result is a new X symbol 
X4(b1, b2). in which (bi. b2) is used to indicate that the 
output of G4 only comes from branches bl and b2. 
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Fig. 4 X-Fault Simulation 
In Fig. 4 (c), X-resolution is conducted to remove the 
ambiguity due to X symbols existing in the initial simulated 
response. Since b3 is not responsible, only three possible 
faulty logic combinations, Ci, C2. and C3. need to be 
considered at the fault site. As a result, the final simulated 
responses is SimRes(J, v) = {RI, R2, R3}, where R 1, R2, and 
R3 correspond to C1, C2, and CJ, respectively. Note that in 
the conventional X-fauh simulation procedure, Cl. C2, and 
C3 are assumed to be equally likely, i.e. each of them having 
an occurrence probability of25%. In reality, this assLm1ption 
is usually not true. This problem will be addressed in this 
paper by calculating the occurrence probability of each 
possible faulty logic combination at fanout branches, and by 
using this probabilistic information in X-fault diagnosis. 
2.3 Diagnosis Value Calculation 
After conducting X-fault simLllation for an X-fault f tmder a 
failing vector v, the simttlated response SimResif, v) = {Rt, 
R2, ... , Rk} needs to be compared with the observed response 
ObvRes(v) to extract diagnostic information. The 
comparison result is represented by a so-called diagnosis 
value under v and J; denoted by d(f v). and the method for 
calculating d(J, v) is as follows [9]: 
d(f, v, Ri) = Levef(f) x I Error PO(\') n Reach PO(/) 
L111ax I Reach _ PO(/) I 
if Riis the same as ObvRes(v) on Reach_PO(j): otherwise, 
d(f; v, Ri) = 0. And. 
k 
d(J, v) = ( L d(/, v, Ri) )/k 
i=l 
Here, E1ror _PO(v) is the set of all primary outputs on which 
an observed response has en-ors, and Reach_PO(j) is the set 
of primruy outputs that is reachable from tbe gate witb the 
X-fault f In Fig. 4 (c), Error_PO(v) = {POI } and 
Reach_PO(j) = {P01, P02, P03 }. Moreover, Level(j) is the 
level of the output of the gate with the X-fawtf; and Lmax is 
the maximum level in the circuit, assuming that all primary 
outputs have level l. In Fig. 4. Level(!)= 3 and Lmax = 3. 
For the X-fault sin1Ulation result shown in Fig. 4 (c), 
SimRes(j; v) = {RI. R2, R3) = {<1 11>. <001>, <001 >}, 
ObvRes(v) = <001>. and the fault-free simulation result is 
< I 01>. Clearly. d(f; v, RI)= 0 and d(f. v, R2) = d(J, v, R3) = 
(3/3) x ( l/3) = 0.33. Therefore, d(f. v) = (0 + 0.33 + 0.33) / 
3 = 0 .22. 
Table 1 Fault Diagnosis Table 
/1 /!. f, fa /s 
,., 0.81 0.65 0 0 0 
v2 0 0 0.6] 0.17 0 
VJ 0.26 0 0.83 0 0 
l'4 0 0 0 0 0.55 
ave 0.27 0. 16 0.36 0.04 0.14 
Diagnosis values are calculated for all fai ling vectors and 
faults, and they are stored in a table called a fault diagnosis 
table, as illustrated in Table I. Clearly, compared with a 
normal faull dictionary with only O and I entries. a fault 
diagnosis table contains more diagnostic infom1ation. 
It is obvious that diagnosis values are calculated with unjque 
matching criteria. which take the reachable range of primary 
outputs, the munber of matched errors, and the depth of a 
fault into consideration [9]. Note that. this calculation 
method follows the asswnption that all possible faulty logic 
combinations at the fanout branches of a gate are equally 
likely. which may not be true in reality. 
2.4 Per-Test X-Fault Diagnosis Flow 
Fig. 5 shows the per-test X-fault diagnosis flow [9]. which 
consists of two stages, one for collecting diagnostic 
information and the other for drawing diagnostic conclusion. 
ln Stage- I (lnjormation-Col/ecting), all X-faults are 
simulated for each failing vector, the sinmlated responses 
are compared with observed responses, and a diagnosis table 
is created. In Stage-2 (Diagnostic-Reasoning), a diagnosi!-. 
result is produced from the fault diagnosis table. The ba -1c 
processing is to find a 1ni11in1al set of X-faults that co,cr all 
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failing vectors corresponding to non-all-zero rows in a fault 
diagnosis table. Such a fault set is called a multiplet. Then, 
the score of each multiplet is calculated by adding up the 
diagnosis values of all composing X-faults. These scores are 
then used to determine the order of multiplets, and the X-
faults in top multiplets form the final fault diagnosis result. 
Stage I 
T= {Failing Tcs1 Vectors} 
F= {X-Faullsl 
X-Faull Simulation 
.\'-Fault Simulation Rc,ulls 






Diagnosis Value Calcula1io11 





Fig. 5 Per-Test X-Fault Fault Diagnosis Flow 
3. IMPROVED PER-TEST X-FAULT DIAGNOSIS 
As described above. there are rwo major problems with the 
conventional per-test X-fault diagnosis: (1) treating au 
fanout branches of a gate as directly connected signal lines 
without considering 1he existence of vias, and (2) assuming 
the all possible logic combinations at the fanout branches of 
a gate have equal occurrence probabilities. The first problem 
is addressed in Section 3.1 wit.h an extended X-fault model, 
and for the second problem. a method for calculating the 
occurrence probability of each possible logic combination is 
described in Section 3.2. Section 3.3 defines a new 
diagnosis value based on occmTence probability. 
3.1 Extended X-Fault Model 
The X-fault. model [9] assumes one X-fault for each gate that 
may have any number of fanout branches. This is illustrated 
in Fig. 1, where all fanout branches, LI - L6, from the gate 
G are treated withouL any distinction from each other. Note 
that, when the X-fault / is asswned at G, as shown in Fig. I, 
6 X symbols. XI - X6. are assigned to the branches. The 
disadvantage of this X-fault model is that it can only lead to 
the finding that a fault and its fanout branches may be 
defective. without sufficient information to identify which 
fanout branch is more likely to be defective. 
In reality, the layout of a deep-submicron LS] circuit usually 
involves multiple layers, which means that vias are 
extensively used. In order to handle such via information, 
the X-fault model (9) is extended as follows: 
Definition 2: A fanout element (gate or via) has one X~fault, 
corresponding to any physical defect or defects in the 
element or on its fanout branches. The X-fault assumes 
different X symbols on the fanout branches of the element to 
represent non-deterministic faulty logic values in fault 
simulation. 
Examples of the extended X-fault model are shown in Fig. 6 
(a) - (c). Since there are three vias VI - V3, 3 extended X-
faults,/1 - j3, are added, in addition to the conventional X-
fault/ shown in Fig. 1. 6, 2, and 2 different X symbols are 
asswned for the three extended X-faults, / 1, ft, and fi. 
respectively. Obviously, these new added X-faults are all 
different from the conventional X-fault/ shown in Fig. l. 
(a} X-Fault f1 (b) X-Fault f2 (c) X-Fault f3 
Fig. 6 Extended X-Fault Model 
The most significant advantage of the extended X-faull 
model is that it can locate defects to the via level. which 
greatly improves the diagnostic resolution. In the case of Fig. 
6, diagnostic results now can be obtained with respect to V1, 
V2. and V3, instead of only G. 
3.2 Occurrence Probability Calculation 
Suppose that a gate or via has n fanout branches, LI, £2, ... , 
and Ln, whose corresponding threshold voltages are Vihl, 
Vih2, ... , and Vihn, respectively. If the order of Vih I , Vrh2, ... , 
and V1hn is fixed and known, there will be exactly n+l 
possible logic combinations at the fanout branches [15]. 
In a real LSI circuit, however, process variation in the deep 
sub-micron era and shrinking difference among threshold 
voltages in low-voltage design increasingly make it difficult 
to deterministically know the order of threshold voltages 
corresponding to the fanout branches of a gate or via. 1n 
order words, i t is necessary to consider all possible orders of 
threshold voltages at the fanout branches. As illustrated in 
Fig. 2, this results in different occtmence probabil ities of 
logic combinations at the fanout branches of a gate or via. 
This phenomenon can be quantitatively expressed by the 
following theorem. 
Theorem 1: For a gate or via with n fanout branches, the 
total number of possible orders of threshold voltages at the 
fanout branches is n!. In addition, the probability that the 
fanout branches have a logic combination with p O's (0 5 p 5 
n) is (p! x (n-p)!) / (n+l) ! 
Proof: Consider the general case shown in Fig. 7 . Here, the 
n fanout branches, LI - Ln, whose corresponding threshold 
voltages are Vrhl - Vrhn, respectively. In addition, it is 
assw11ed that the stem L has a non-deterministic voltage Vin. 
Depending on the relations of L with Vihl - Vihn, different 
logic combinations may appear on L 1 - Ln [ 15]. 
1st Half When n threshold voltages are ordered, there are n 
choices for the first threshold voltage, (n-1) choices for the 
second threshold voltage, ... , and l choice for the n-th 
threshold voltage. As a result, there are a total of n! possible 
orders of n threshold voltages. 
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Fig. 7 Fanout Branches 
2nd Half First, for each order of n threshold voltages, there 
are (n+ 1) possible logic combinations [15], depenrung on 
which of the (n+ l) voltage intervals in the order the 
corresponding intermediate voltage Vin falls in. That is, the 
total number of occurrences of possible logic combinations 
is (n+l) x n! = (n+ l)! In addition, a logic combination 
havingp O's (0::; p::; n) means that p threshold voltages are 
lower than Vin and (n-p) threshold voltages are higher than 
Vin, where Vi11 is the corresponding intermediate voltage. As 
a result, there are p! x (n-p)! logic combination with p O's. 
Therefore, the occmTence probability of such a logic 
combination is (p! x (n-p)!) I (n+ l)! D 
The occmrence probabilities of logic combinations at n 
fanout branches are sw1m1arized in Table 2 (a), and the 
special case of n = 3 is shown in Table 2 (b). Clearly, logic 
combinations with different numbers of O's may have 
different occurrence probabilities. 
Table 2 Occurrence Probabilities of Logic Combinations 
(a) Case of n Fanout Branches 
Number oro·s Number Probability 
in logic combination of Occu1Tences of Occurrence 
0 11! I (11+!) 
I l ! X (11- [ )! I (n x (11-t lll 
2 2! X (11-2)! 2 / ((11- l) X 11 X (11+ I)) . . . . . . . . . 
p p! X (n-p) ! (p! X (11-p)!) (11+[)! . . . . . . . . . 
II n! I / (n+l) 
(b) Case of 3 Fanout Branches 
Number oro·s Number Probability 
in logic combinatioo of Occunences of Occurrence 
() 6 25% 
I 2 "'8% 
2 2 "'8% 
3 6 25% 
3.3 Use of Occurrence Probabilities 
3.3.1 New X-Resolution 
Based on Theorem 1. one can determine the occurrence 
probabilities for all possible faulty logic combinations at the 
fanout branches of a gate or via. This information is used in 
X-resolution during X-fault simulation, in order to better 
reflect the reality in deep-submicron LSI circuits. 
Consider the X-resolution example shown in Fig. 8 for 
simulating the X-fault at the gate GI. This gate has 3 fanout 
branches, bl , b2, and b3, and there are 3 possible faulty logic 
combinations, Cl= <OlX>. C2 = <IOX>, and C3 = < llX>. 
Since Ct represents <010> and <011> that both have the 
occtuTence probability of 8%, the occurrence probability of 
Cl is 16%. Similarly, the occurrence probabilities of C2 and 
C3 can be obtained as 16% and 32%. respectively. As a 
result, the occurrence probabilities of Cl, C2, and C3 are 
16%, 16%, and 32%, respectively, which are different from 
the conventional assumption that all of them have the same 
occLmence probability of25% as shown in Fig. 4 (c). 
Simulated Respon;;e~ 
CJ POI :,--0--0: 
' ' ' ' ' ' I ' 
bl G4 POl : 1 0 0: 
1-+-=--'-i-'--'-'-i~~~1 ~ • • 
b3 
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T 1 L% I 16% 
16% 
I o . ' 
' ' 
Gs P03 : I I I : 
'lrf' 
RtRZIO 




Fig. 8 X-Fault Simulation 
0 
0 0 
Suppose that the possible logic combinations at the fanout 
branches for X-fault/under test vector v are Cl - Cn, whose 
occumnce probabil ities are p(CI), p(C2) ... , and p(C11), 
respectively. Note that p(C1), p(C2) ... , and p(Cn) can be 
readily calculated by using Theorem I. Also suppose that 
the simulated response SimRes(j, v) = {RL, R2, ... , R11}, 
where RI , R2, ... , and Rn are resulting logic combinations at 
primaiy outputs, corresponding to CJ - Cn, respectively. 
Clearly, the occmrence probabilities of RI , R2, .... and Rn. 
denoted by p(R t), p(R2) ...• and p(Jv,), respectively. are 
equal top(C1), p(C2) ... , andp(Cn), respectively . 
For example, in Fig. 8, since the occurrence probabilities of 
logic combinations at fanout branches, Cl, C2, and C3, are 
16%, 16%. and 32%, respectively, the occurrence 
probabilities of logic combinations at primary outputs, RI, 
R2, and R3 are also 16%, 16%, and 32%, respectively. 
3.3.2 New Diagnosis Value Calculation 
In the conventional definition of ruagnosis value [9] 
described in 2.3, it is assumed that all possible faulty logic 
combinations at the fanout branches of a gate are equally 
likely, which may not be true in reality. In the following, a 
ne\, definition of diagnosis value is presented to take the 
difference in occurrence probabilities into consideration. 
Generally. the simulated response SimRes(j, v) = {R I, R1, ... , 
Rk} is compared with the observed response ObvRes(v) to 
extract diagnostic information, and the comparison result is 
represented by a diagnosis value under v and .f. denoted by 
d(f v). and the new method to calculate d(f. v) is as follows: 
d(f, ,,, Ri) = Level(!) ) Error PO( v) r,, Reach PO(f) I 
Lmax I Reach _ PO(!) I 
if Riis the same as ObvRes(v) on Reach_PO(/); otherv.'ise, 
d(j, v, Ri) = 0. And, 
k 
d(f; v)= L)d(.f,v,R;)xp(Ri)) 
;,.,1 
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Here. Error_PO(v), Reach_PO(f). Level(/), and Lmax are all 
as defined in 2.3. 
In Fig. 8, for example, SimRes(f. v) = {RI. R2, R3} = 
{<111 >, <001>, <OOJ>f, ObvRes(v) = <001>, and the fault-
free simulation result is < I 01>. Thus, d(f; v, Rt)= 0, d(f, v, 
R2) = d(J: v, R3) = (3/3) x (1/3) = 0.33. Therefore, d(f, v) = 
0 x 16% + 0.33 x 16% I- 0.33 x 25% = 0.14. Clearly, this 
diagnosis value is different from the diagnosis value 
calculated in Section 2.3 for the example of Fig. 4 (c). 
3.4 Improved Per-Test X-Fault Diagnosis Flow 
The general flow of the improved per-test X-fault diagnosis 
is basically the same as shown in Fig. 5. The differences are 
as follows: 
• The extended X-fault model described in Section 3.1 is 
used. Since via information is utilized, it becomes possible 
to locate defects to the via level, greatly improving the 
diagnostic resolution. rn addition, since the nwnber of 
fanout branches from a gate or a via becomes smaller. the 
time for X-resolution also becomes shorter. 
• The new diagnosis value described in Section 3.3 is used. 
Since the occurrence probabilities of possible faulty logic 
combinations are taken into considerarion, the reality in a 
deep-submicron LSI circuit is better reflected, which 
contributes to the improvement of diagnostic resolution. 
4. EXPERIMENTAL RESULTS 
Table 3 Stu11marizes the experimental results. The number of 
input vectors for each circuit [16] is shown under ·'Vector". 
In each experiment, a via-open defect was randomly inserted 
at a fanout gate to imitate a defective chip, and the defect 
was asswned to cause faulty effects at multiple branches of 
the gate. IO experiments were conducted for each ci.rcuit, 
and the average number of faulty fanout branches is 2.0. 
Table 3 Fault Diagnosis Results 
FH(il) Kt\\·B 
(,:Jl'(Ult Vector SLA I MPLT Exact Time (#) 
(ff) I •) ( 'h) Old New-A t\cw-8 !Sec.) 
C432 28 2.6 9.0 II.I 2.8 2.5 2 7 0.0 1 
C499 52 4. 1 35.4 1.8 27.3 2.2 l.O 0.01 
C880 21 4.7 -1.3 23 .3 1.2 1.4 1.0 0.0 1 
C l355 84 8.0 -10.1 25 9.0 1.2 1.0 0.15 
Cl908 l06 D -13.8 2.3 16.7 6.5 7.0 0.08 
C2670 45 21.4 5 4 18.5 l.3 3.6 1.9 0.34 
C3540 93 5.6 14.0 7. 1 1.1 5.6 6.1 0.37 
C5315 -16 9.9 19.2 4.7 1.5 4.9 5.4 o.60 
C6288 14 7.2 11.3 8.8 2.5 5.6 -1.0 2.99 
C7552 75 20.2 -18.2 2.1 4.8 5.4 3.9 2.-15 
6.8 3.7 3.4 -
For each sample, three per-test fault diagnosis programs 
were nm: "OLD'' uses the conventional X-fault model [9]. 
''New-A'' uses the extended X-fault model but the 
conventional method for diagnosis value calculation [9]. and 
"New-B" uses the extended X-fault model and the proposed 
method for diagnosis value calculation. "SLAT'' shows the 
average number of SLAT vectors for 10 samples. "MPL T" 
shows the average nwnber of multiplets: and "Exact" shows 
the average percentage of exact diagnosis, i.e. a multiplet 
containing all inserted defects, botJ1 for 10 samples. "FH" 
(First Hit) shows the average position of the first exact-
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diagnosis-producing multiplet in a multiplet list. "Time" 
shows the average run time of"New-B" (CPU: 2.6GHz). 
From the average FH results, it is clear that the use of 
extended X-fault model is indeed eftecti ve. Furthermore, the 
use of occurrence probability in diagnosis value calculation 
can further improve FH. 
5. CONCLUSIONS 
This paper proposed a new per-test fault diagnosis method 
based on (I) the use of the extended X-fault model for 
handling vias and (2) the calculation of occurrence 
probabilities of possible faulty logic combinations at the 
fanout branches of a gate or a via. As demonstrated by 
experimental results, the improved per-test X-faull diagnosis 
method can achieve better diagnostic resolution. More 
experiments on larger circuits are under way to fi.trther 
evaluate and improve the proposed method. 
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